Preferred Fill: A Scalable Method to Reduce Capture Power for Scan Based Designs

When the response to a test vector is captured by state elements in scan based tests, the switching activity of the circuit may be large resulting in abnormal power dissipation and supply current demand. High supply current may cause excessive supply voltage drops leading to larger gate delays which... View More