Power Aware and Delay Efficient Hybrid CMOS Full-Adder for Ultra Deep Submicron Technology

Low-power circuits are becoming more attractive due to growing of portable device markets. The 1-bit full adder cell is the key building block for any ASIC design. Designing of such low power full-adder circuits is always a challenging concern for any design research. In this paper, we present a new... View More