Published in Optical Fiber Communication Conference • Jan 1, 2010
Authors:
Ian Dedic
Abstract
A 100G coherent receiver needs 4 56Gs/s ADCs and a tera-OPs DSP which dissipate only tens of watts. This paper discusses the forces pushing towards a single-chip CMOS solution, and the challenges in realising this.
