With continuing scaling of CMOS process, process variations in the form of die-to-die and within-die variations become significant which cause timing uncertainty. This paper proposes a method of analytically analyzing statistical behavior of multiple coupled interconnects with an uncertain signal ar...
No comments yet
Be the first to share your thoughts!