This paper presents a cache coherence solu-tion for multiprocessors organized around a single time-shared bus. The solution aims at reducing bus traffic and hence bus wait time. This in turn increases the overall processor utilization. Unlike most traditional high-performance coherence solutions, th...
Research Assistant
AI chat, annotations, notes & similar papers
No comments yet
Be the first to share your thoughts!